Abstract-Resistive open faults (ROFs) represent common manufacturing defects in IC interconnects and result in delay faults that cause timing failures and reliability risks. The nonmonotonic dependence of ROF-induced delay faults on the supply voltage (V DD ) poses a concern as to whether single-V DD testing will suffice for low power nanometric designs. Our analysis shows multi-V DD tests could be required, depending on the test speed. This knowledge can be exploited in small delay fault testing to reduce the chances of test escapes while minimizing cost.
I. INTRODUCTION
Resistive open faults (ROFs) represent degradation in conductivity within a circuit's interconnects, due to inevitable manufacturing failures in both current and emerging technologies [1] , [2] . Such faults cause performance failures and reliability risks, whose magnitude is not only voltage-sensitive but also influenced by the electrical characteristics of the driving and driven CMOS networks [3] - [5] . The resulting impact (delay faults) can be detected in silicon by at-speed tests or faster-than-at-speed tests depending on whether the cumulative delay of the affected path exceeds the delay of the longest path of the design [6] , [7] . The investigation of optimal fault detectability dependence on V DD has gained attention due to interest in minimizing test escapes especially for low power designs employing dynamic voltage scaling [8] . Previous research [4] , [9] , [10] suggested testing at the highest voltage level, but has not shown whether testing at the highest voltage level will always yield optimal detectability. Therefore, the work reported here attempts to determine whether multi-V DD testing is required when a range of supply and threshold voltages is provided. The ultimate goal is to evaluate the viability of multi-V DD testing for future nanometric integrated circuits designed for low power and subject to variability. This is carried out by performing accurate circuit-level simulations for benchmark designs using nanometric technological models. Our analysis shows that determining whether multi-V DD is required depends on the test speed, especially for faster-than-at-speed testing.
This brief is organized as follows: a qualitative analysis on the voltage-detectability dependencies is presented in Section II. Fault detectability results using benchmark circuits simulation is explained and discussed in Sections III and IV. Concluding remarks are given in Section V. 
II. FAULT DETECTABILITY DEPENDENCIES
To qualitatively analyze the dependency of detectability on the supply voltage and its implication on test, inverters chains, as shown in Fig. 1 , are considered. The figure shows a chain with resistance RO emulating the lumped resistance of an open fault and the interconnect. A longer path with N L stages is introduced to provide test clock period (TCP) values. It is assumed that this long path is the longest in a given set of paths but not necessarily the longest in the circuit, so to enable generalization for at-speed and faster-than-at-speed testing cases.
The propagated fault effect through the faulty path can only be detectable if the ratio of the delay of the sensitized faulty path (t D f ) to the TCP is ≥1. Therefore
The TCP will be set here to the propagation delay of the long path. Assuming the path has N L logic stages with equal propagation delays per stage, this yields
where t D (RO) is the delay contributed exclusively by the faulty segment; t D (N f − 1) is the delay of the path without the faulty segment; and t D (N L ) is the delay of the longest path. For further analysis of the delay contributed by the fault, an expanded schematic of the faulty segment in Fig. 1(a) is plotted in Fig. 2 . In Fig. 2(a) , the parasitic capacitances of the driving and driven transistors are lumped in capacitors C pi and C i+1 , whereas the interconnect parasitic capacitances are represented by C 1 and C 2 . For a rising transition at the driven CMOS network, the faulty segment can effectively be reduced to an equivalent π model, as shown in Fig. 2(b ).
An approximate expression for the delay contributed by the faulty segment can be obtained as follows:
where K c is a delay constant for this π-modeled RC circuit. R i is the average channel resistance, calculated as the ratio of channel voltage to current, as in
where K r is a transconductance parameter related to the transistor channel size and α is a technology-dependent coefficient. The propagation delay of an inverter chain with equal delay stages can be obtained in general by multiplying the number of logic gates (N) by the gate delay, as in
where K t is a parameter relating to the transistor channel size and C is the capacitance of the driven gate. Substituting (5) into (2) yields the following:
Using
Substituting R i and making simple manipulations yields
For paths with a large slack interval, the approximation
C f can be considered here as a layout and fault location-dependent parameter, shaping the relative total segment capacitance (C 1 + C 2 ) to the portion driven by the fault (C 2 ). In nanometric designs, α is almost 1 due to velocity saturation effects, therefore, the minimum detectable fault, the open resistance detection threshold RO TH , can be written as
Equation (12) qualitatively captures the main detectability dependencies of a ROF. It suggests that the detection threshold is proportional to the slack interval length of the affected path [i.e., (N f − N L )], which in turn depends on the test speed. In other words, the detectability is improved by increasing the test speed so as to minimize the slack interval while using the lowest V t and highest V DD . This formula agrees with the literature [4] , [5] , [9] . However, the exact relationship requires the consideration of the input slopedependent inverter-output voltage evolution waveform [11] , incorporating short-channel effects in the CMOS triode, saturation [12] and subthreshold regions [13] , the voltage-dependent transition slope effect [14] , voltage-dependent CMOS diffusion capacitances and the layout-dependent coupling capacitances [3] , as they strongly impact on the average channel resistance in (4) and the effective capacitance in (12) .
To explain the above-mentioned voltage-detectability dependencies more accurately, the model in [15] can be used, as in Fig. 3 . The figure depicts a generalized faulty path delay behavior for different RO values shown along the inner circular axis (RO min − RO Full ) and the corresponding delay on the outer circular axis with increasing or decreasing delay behaviors (Bhv(01), Bhv(02), …, Bhv(N)). For RO values greater than RO TH the fault is detectable, otherwise, the fault remains undetectable. By increasing the test speed to capture small delay faults, the delay behavior with V DD of the longest path and the corresponding faulty path given the slack interval can become different; thereby coverage maximization might imply a different V DD selection.
Therefore, the dependency of detectability on V DD based on test speed can be hypothesized. The remainder of this brief explains the method used to evaluate this likelihood, and the results obtained in detail.
III. EMPIRICAL ANALYSIS
In this empirical analysis, the V DD value that provides optimal detectability, inferred from RO TH , is obtained from exhaustive parametric circuit-level simulations. The value for RO TH is computed using the delay information of the faulty path at all resistance values (ROs) and the TCP. To explain the hybrid numerical-circuit simulation method in determining the RO TH , a path delay example is considered in Fig. 4 . In this figure, the path delay values at discrete RO values labeled by cross and square marks for two different V DD values are shown. The discrete values of open resistances used in the simulation were [50 , 1 k , 10 k , 50 k , 100 k , 500 k , 1 M , 5 M , and 10 M ]. The value of 50 , denoting the minimum open resistance RO min , is arbitrarily selected to account for the parasitic interconnect resistance, whereas the rest were selected in a semilogarithmic manner to mimic the distribution reported in [1] . Other values for resistances were also used and similar results were observed. SPLINE interpolation is used to obtain a continuous delay Once all resistance detection thresholds are known then the V DD that provides the best detectability can be identified by searching all V DD and test patterns for the minimum RO TH and reporting the corresponding V DD value. This procedure is repeated for all faults (ROFs) in each design. The faults considered are the intercells faults (not covering the intracell locations); however, due to the ATPG's capability to generate transition test patterns [16] , the final number of faults is fewer. Finally, the selected voltages are reported.
The detectability was evaluated at-speed and faster-than-at-speed. In at-speed tests, the TCP, which was determined in each simulation by finding the longest path delay obtained for each V DD and V t . In faster-than-at-speed tests, TCP values were identified by finding shorter path delays at different percentiles of the path delay population and test results that sensitize larger paths are discarded. The TCP percentile (TCPP) describes the percentage of paths, which are considered in the analysis, sorted in ascending order according to the delay of the path, compared with the total number of paths. For example, 100% TCPP means that the TCP is equivalent to the longest path delay. Whereas, 75%, 50%, and 25% mean that the TCP is equal to the respective lower percentiles of the longest path delay.
The simulation was carried out on a representative set of benchmark circuits [17] - [19] using 130-, 32-, and 16-nm technology models (from Silterra and the Berkeley Predictive Technology Models [20] for Hi-K/metal gate/strained Si technologies, respectively). The corresponding V DD and V t values used are shown in Table I , whereby the highest V DD value, the median V DD value and the lowest value are denoted as V DDH , V DDM , and V DDL , respectively. For the 16-nm transistor model, the values imply that the design operates in the near and subthreshold regions to give some insights on fault detectability in such an operating environment. Finally, to mimic the effect of process variability in this analysis, the TCP was scaled by 125% at each V DD to account for worst case delay spread as shown in [10] and [21] .
IV. RESULTS AND DISCUSSION
Results were obtained for a variety of circuits (c17, s27, b01, c432, c499, c880, c1355, c1908, c2670, c3540, and c6288). Some of these results have been published elsewhere, [22] , but the observations are consistent. Only the very accurate results for small circuit simulations, showing optimum voltage selection at different speeds for 130-, 32-, and 16-nm technologies are shown in Table II . Even though the worst case variability impact at reduced V DD is considered here (unlike in [22] ), the results show that up to 25% of the cases are optimally detected at reduced V DD , thus suggesting a multi-V DD testing scheme for these particular runs. Without considering the variability, the percentage was even more (60%), substantiating the findings in [10] .
Upon investigating the cases motivating a multi-V DD test scheme, it is found that almost all of those cases (including those not reported here) occurred when tests were made at faster-than the nominal speed. This can be explained by the change of longest path delay behavior and that of the faulty path with V DD as follows. Due to path delay ranking dependence on V DD , the longest path delay behavior at particular percentiles exhibits weaker delay ratio at V DDM and V DDL compared with that at V DDH of other percentiles. Reducing the test speed causes consequent slack interval reduction, thereby allowing new manifestation of faulty path delay behavior (as shown earlier in Fig. 3 ). Whenever the behavior of corresponding RO range exhibits an increased delay ratio at V DDM and V DDL (decreasing or midbump behavior patterns), compared with that at V DDH , V DDM , and V DDL cause earlier fault detection compared with V DDH thereby making them more optimal for test. For example, when running the test for c17 (synthesized to a 16-nm technology) at the speed of the 40th percentile, three faults were optimally tested at V DDM . These fall to zero when the test speed is set at the 50th and 25th percentiles due to change of new longest path delay behavior and that of the faulty path at given slack interval. Remarkably, such speed-dependent detectability was not observed and deemed unlikely to appear in design-blocks that uses the single High-V t library or operate totally in near/subthreshold regions due to the observed absence of the path delay ordering dependence on V DD . This is possibly due to the consistent dramatic monotonic increase of delay at reduced V DD for all path delay populations.
In summary, optimal V DD selection for testing ROFs shows a speed dependency in multi-V DD and multi-V t designs. The probability of this dependency is higher for faster-than-at-speed tests compared with at-speed, and in multi-V DD /multi-V t designs compared with those operating in subthreshold or using single high V t design. This knowledge can be incorporated in test speed selection that minimizes cost without compromising quality.
To incorporate this knowledge in a test generation framework, a path-aware test pattern generator such as [23] can be used. To reduce time consuming circuit-level simulations per standard cell, each ROF can be simulated at cell level with various combinations of driving strengths and capacitive loads. A database of the resulting additional delays incorporated in statistical timing analysis per standard cell such as [24] can be then used for any circuit to calculate the RO TH for any given slack interval and V DD value. Additionally, to improve test quality, layout-, and switching-dependent induced noise from neighboring networks such as [3] can be considered. Due to the possible voltage variation due to ground bounce and IR drop, test generation robustness can be enhanced by exploiting a do not care pattern so that its impact is reduced [25] . Finally, to distinguish between delay faults due to variability and those due to ROF, the transition-dependent ROF-induced delay behavior explained in [15] can be exploited.
V. CONCLUSION
The optimal detectability of ROFs exhibits test speed dependency in multi-V DD and multi-V t nanometric designs. This dependency may suggest a multi-V DD test scheme depending on the exact test speed selection. This is due to the speed-dependent delay-voltage behavior of the longest path and the faulty-size-dependent delay behavior of faulty paths. This knowledge can be exploited in small delay test pattern generation by carefully selecting the test speed such that a single or a minimum number of V DD levels is required for optimal fault coverage so to minimize possibilities of test escapes while maintaining a low test cost.
